|
|
Communication protocols for Free-Space Optical links
Šedo, Ondrej ; Kincl, Zdeněk (referee) ; Kolka, Zdeněk (advisor)
This master’s thesis is focused on behaviour of the TCP/IP protocol on free-space optical link which is affected by the effect of atmospheric turbulence. This causes fluctuation of the received optical power and therefor bit error rate changes. In the simulation model short-time bit error rate is calculated from random generated received optical signal and then used in time-domain analysis of the OMNeT++ network simulator. A buffer in transmitter is designed based on simulation results. It pauses the data transmitting in cases of FSO link outage. This method is then implemented into FPGA device.
|
|
|
Communication protocols for Free-Space Optical links
Šedo, Ondrej ; Kincl, Zdeněk (referee) ; Kolka, Zdeněk (advisor)
This master’s thesis is focused on behaviour of the TCP/IP protocol on free-space optical link which is affected by the effect of atmospheric turbulence. This causes fluctuation of the received optical power and therefor bit error rate changes. In the simulation model short-time bit error rate is calculated from random generated received optical signal and then used in time-domain analysis of the OMNeT++ network simulator. A buffer in transmitter is designed based on simulation results. It pauses the data transmitting in cases of FSO link outage. This method is then implemented into FPGA device.
|
|
|
COMMUNICATION CHAIN SUB-BLOCK MODELLING AND IMPLEMENTATION IN FPGA
Kubíček, Michal ; Jalovecký, Rudolf (referee) ; Pinker,, Jiří (referee) ; Kolka, Zdeněk (advisor)
Most modern clock and data recovery circuits (CDR) are based on analog blocks that need to be redesigned whenever the technology process is to be changed. On the other hand, CDR based blind oversampling architecture (BO-CDR) can be completely designed in a digital process which makes its migration very simple. The main disadvantages of the BO-CDR that are usually mentioned in a literature are complexity of its digital circuitry and finite phase resolution resulting in larger jitter sensitivity and higher error rate. This thesis will show that those problems can be solved by designing a new algorithm of BO-CDR and subsequent optimization. For this task an FPGA was selected as simulation and verification platform. This enables to change parameters of the optimized circuit in real time while measuring on real links (unlike a simulation using inaccurate link models). The output of this optimization is a new BO-CDR algorithm with heavily reduced complexity and very low error rate. A new FPGA-based method of jitter measurement was developed (primary for CDR analysis), which enables a quick link characterization without using probing or additional equipment. The new method requires only a minimum usage of FPGA resources. Finally, new measurement equipment was developed to measure bit error distribution on FSO links to be able to develop a suitable error correction scheme based on ARQ protocol.
|
|
|
Communication protocols for Free-Space Optical links
Šedo, Ondrej ; Kincl, Zdeněk (referee) ; Kolka, Zdeněk (advisor)
This master’s thesis is focused on behaviour of the TCP/IP protocol on free-space optical link which is affected by the effect of atmospheric turbulence. This causes fluctuation of the received optical power and therefor bit error rate changes. In the simulation model short-time bit error rate is calculated from random generated received optical signal and then used in time-domain analysis of the OMNeT++ network simulator. A buffer in transmitter is designed based on simulation results. It pauses the data transmitting in cases of FSO link outage. This method is then implemented into FPGA device.
|
|
|
COMMUNICATION CHAIN SUB-BLOCK MODELLING AND IMPLEMENTATION IN FPGA
Kubíček, Michal ; Jalovecký, Rudolf (referee) ; Pinker,, Jiří (referee) ; Kolka, Zdeněk (advisor)
Most modern clock and data recovery circuits (CDR) are based on analog blocks that need to be redesigned whenever the technology process is to be changed. On the other hand, CDR based blind oversampling architecture (BO-CDR) can be completely designed in a digital process which makes its migration very simple. The main disadvantages of the BO-CDR that are usually mentioned in a literature are complexity of its digital circuitry and finite phase resolution resulting in larger jitter sensitivity and higher error rate. This thesis will show that those problems can be solved by designing a new algorithm of BO-CDR and subsequent optimization. For this task an FPGA was selected as simulation and verification platform. This enables to change parameters of the optimized circuit in real time while measuring on real links (unlike a simulation using inaccurate link models). The output of this optimization is a new BO-CDR algorithm with heavily reduced complexity and very low error rate. A new FPGA-based method of jitter measurement was developed (primary for CDR analysis), which enables a quick link characterization without using probing or additional equipment. The new method requires only a minimum usage of FPGA resources. Finally, new measurement equipment was developed to measure bit error distribution on FSO links to be able to develop a suitable error correction scheme based on ARQ protocol.
|
|
|
Communication protocols for Free-Space Optical links
Šedo, Ondrej ; Kincl, Zdeněk (referee) ; Kolka, Zdeněk (advisor)
This master’s thesis is focused on behaviour of the TCP/IP protocol on free-space optical link which is affected by the effect of atmospheric turbulence. This causes fluctuation of the received optical power and therefor bit error rate changes. In the simulation model short-time bit error rate is calculated from random generated received optical signal and then used in time-domain analysis of the OMNeT++ network simulator. A buffer in transmitter is designed based on simulation results. It pauses the data transmitting in cases of FSO link outage. This method is then implemented into FPGA device.
|
guest ::
